ORIGINAL ARTICLE

Novel robust quantum-dot cellular automata (QCA) full adder in the one-dimensional clock

Milad Ebrahimy¹, Mohammad Gholami^{2,*}, Habib Adarang¹, Reza Yosefi¹

¹ Department of Electrical Engineering, Nour Branch, Islamic Azad University, Nour, Iran ² Department of Electrical Engineering, Faculty of Engineering and Technology, University of Mazandaran, Babolsar, Iran

Received 09 May 2022; revised 06 July 2022; accepted 15 July 2022; available online 21 July 2022

Abstract

Quantum-dot cellular automata technology has emerged as an alternative for complementary metal oxide semiconductor technology in very-large-scale integration (VLSI) circuits. The basis and structure of QCA technology are different from CMOS technology, and it is necessary to redesign the existing circuits based on the characteristics of QCA technology. In this paper, first, five-input and three-input majority gates are proposed with the ability to work in the one-dimensional clock. Then a full adder based on the proposed majority gates in the one-dimensional clock was designed with 0.75 clock cycle latency. As a consequence of the location of the circuit's inputs & outputs, this full adder can easily be converted to a multi-bit adder. This paper introduces a four-bit adder utilizing the same method, endeavoring to design the circuit compliant with the inherent features of QCA technology and prove that the proposed circuit can be constructed. For design as well as manufacturing process simplicity, a general framework for design (in one-dimensional clock) is also hereby proposed. Proposed designs are confirmed by QCADesigner, a well-known QCA layout design and verification tool, and QCADesigner-E for power analysis.

Keywords: Five-Input Majority Gate; Full Adder; Majority; QCA; QCA Designer E; RCA Adder; 1-d Clocking; 4-bit adder.

How to cite this article

Ebrahimy M., Gholami M., Adarang H., Yosefi R. Novel robust quantum-dot cellular automata (QCA) full adder in the onedimensional clock. Int. J. Nano Dimens., 2022; 13(4): 353-361.

INTRODUCTION

As transistors shrink in size and reach physical limits, the need for alternative technology for transistors is increased. QCA is an alternative technology for transistor-based circuits. QCA technology, capable of clocking in the terahertz range, can also transmit data without transmitting current [1-2]. In addition to its silicon-based structure, it also can implement molecularly and magnetically [3-4]. Due to the capabilities of QCA technology in digital circuits and the fundamental differences between this technology and transistor-based technology, it is essential to design a suitable circuit with this technology. One of the basic blocks in VLSI is the full adder, and the optimal design for a full adder can increase the efficiency and speed of the circuit. Many full adders have been proposed. In most of these designs, the designer's goal has been to reduce latency and the number of used cells [5-8]. While attention to clock schematic and suitable inputs and outputs, placement was less considered in previous papers. The full adder proposed in [9] has a low circuit area, but the inputs are in different layers, making it difficult to use in a larger circuit. Also, the clock design method is unsuitable for the one-dimensional clock. The full adder proposed in [10] has suitable inputs and outputs placement, but clock arrangement is undisciplined and unsuitable for use in the one-dimensional clock. The full adder (introduced in [11]), even though

EXAMPLE 1 This work is licensed under the Creative Commons Attribution 4.0 International License. To view a copy of this license, visit http://creativecommons.org/licenses/by/4.0/.

^{*} Corresponding Author Email: *m.gholami@umz.ac.ir*

capable of becoming a subtractor, complicates the achievement of a multi-bit adder or larger design due to the poor location of the inputs and, moreover, lacks the ability for implantation in a one-dimensional clock. However, the full adders (introduced in [12-13]) have fewer cells and less occupied area but do not have the possibility to achieve inputs and outputs in the same layer. They furthermore do not have implantation capability in a one-dimensional clock.

First, this paper introduced a three-input and five-input majority gate capable of working in the one-dimensional clock. Next, utilizing the five-input majority gate, a full adder capable of working in the one-dimensional clock was provided. The following is a four-bit RCAadder capable of working in the one-dimensional clock. Section β describes the simulation and the results, and the next is devoted to the conclusion.

MATERIALS AND METHODS

Each QCA cell consists of 4 quantum dots and 2 electrons. The arrangement of the electrons

inside the cell's dot creates two states, one of which, as p = + 1, represents the value of the logical one shown in Fig. 1 (a), and the other case is considered p = -1 and Fig. 1 (b) represents a logical zero. QCA wire is made by placing the cells next to each other, as shown in Fig. 1 (c). Since the electron does not move between cells, the state of each cell is determined by the adjacent cell. The state of each cell is affected by the coulombic force between the electrons; therefore, no current is transmitted during data transfer between cells.

In this paper, the four-phase clock method is used. The four-phase clock consists of four modes: switch, hold, release and relax. Each mode and barrier potential change are shown in Fig. 2. This clock model ensures the propagation of information in the correct direction in the circuit [14].

The clock is applied to the cells by wires with the electromagnetic field. The QCA cells are instantiated in a bed that can be referred to as the QCA bed. This QCA bed rests on a surface consisting of several clock wires, as shown in Fig.



Fig.2. Four-phase clock.

Int. J. Nano Dimens., 13 (4): 353-361, Autumn 2022



Fig. 3. QCA bed and clock wire.



Fig. 4. Proposed three-input Majority Gate.

3. Clock wires are placed perpendicular to the clock path. If we consider the course of the wires in the direction of X Cartesian coordinates, Y will be the path of the clock in the circuit, and Z will be the direction of the field

The arrangement of clock wires and how to apply the field has different methods that can be generally divided into two categories: The one-dimensional clock and the two-dimensional clock [15]. Twodimensional clock require more complex control circuits and are more challenging to implement than one-dimensional clock. The two-dimensional clock requires more coordination between the clock wire and the QCA bed, and the manufacturing process is more complicated [15-16]. In contrast, one-dimensional clock is less complicated. This paper is based on one-dimensional clock. The equal width of each clock floor prevents additional complexity in the fabrication process and even allows the production of the cell and clock wire layers separately. This paper considers the following principles for the cell layer, which aims to integrate and simplify the manufacturing process.

1. The width of all clock areas(in the entire circuit is equal.

2. When the layer changes, the clock should not change.

3. The width of each clock area is six cells.

QCA based five-input majority gate

In general, due to its wide application, the majority gate is one of the most critical gates in designing QCA-based circuits [17]. Among the previous design topics in the design of the majority gate that has received less attention and focus is the need to change the clock in the standard threeinput majority gate. The introduced majority gate only requires clock change at the output (and not at the input). This makes it easier to use and less complicated to design the rest of the circuit. The proposed majority gate design is in such a manner as to enable utilization in the one-dimensional clock system, as well as the conditions alluded to in the previous section. The proposed three-input majority gate layout is shown in Fig. 4, and the equation of the three-input majority gate is:

$$M(A,B,C) = \overline{ABC} + A\overline{BC} + AB\overline{C} + AB\overline{C} + ABC$$
(1)

In Fig. 4, "a, b, c" are input cells, and "o" is the output cell.

Fig. 5 displays the aforementioned five-input majority gate (only requiring output clock change & not needed during input). In general, the threeinput majority gate can easily be constructed by

Int. J. Nano Dimens., 13 (4): 353-361, Autumn 2022





Fig. 5. Proposed five-input Majority Gate.



Fig. 6. Proposed full adder schematic.

a five-input majority gate and applying a fixed input. But this case is not required in the five-input majority gate, and they become a three-input majority gate simply by removing two inputs. The proposed structure is observable in Fig. 4. It should be stipulated that the output cell clock in fig. 5 is 0.25 clock more than the input clock. The equation of the five-input majority is:

$$M(A, B, C, D, E) = ABC + ABD + ABE + ACD + ACE + ADE + BCD + BCE + BDE + CDE$$
 (2)

In **Fig.**, "a, b, c, d, e" is input cells, and "o" is the output cell.

Proposed QCA one-bit full adder

Because of the widespread use of this block in computational circuits [14], and optimally designed full adder is quite helpful in the optimal design of a large unit such as a multi-bit adder or multiplier [18]. This block has three inputs and two outputs. The equation of the proposed full adder for sum and carry out are:

$$C_{out} = maj(A, B, C_{in})$$
(3)

$$Sum = maj\left(A, B, C_{in}, \overline{C_{out}}, \overline{C_{out}}\right)$$
(4)

In (3), (4)," A, B" are input bits, and "C-in" is input carry. And "sum" is the sum of 3 inputs and " C_{out} " is output carry. Fig.6 shows schematic of proposed full adder.

The proposed full adder is based on the one-dimensional clock and has mentioned the situation of each clock floor. As shown in Fig.7 (a), layer one is used for the main gates, and Fig.7 (b) shows layer two used as VIA for layer one with layer three connecting. Fig.7 (c) shows layer three used for crossover and connecting cells that can not connect to each other in layer one. All inputs and outputs are in layer one and accessible. In Fig. 7 (a), "a, b, Cin" are input cells "sum, Cout" are the output cells of the proposed full adder

Proposed 4-bit Full adder

In light of the fact that it is introduced in the one-bit full adder design, the inputs and outputs of the circuit are arranged in such a way that the circuit inputs are on one side, the circuit outputs are on the other side, and hence, simply by correctly connecting several full adders, can make



Fig. 7. proposed full-adder design a) Layer 1 b) Layer 2 c) Layer3.



Fig. 8. 4-bit Full adder schematic.

a multi-bit adder. The schematics and design of the introduced 4-bit adder cells that can work in one-dimensional clock are shown in Fig. 8. The carry output of each stage is connected to the next stage's carry input. Cells after the sum output cell are for clock syncing, which is neglected in many papers but is necessary for a real adder. Fig. 9 shows the layout of the proposed 4-bit adder. The proposed 4-bit adder consists of 555 cells and 0.75 µm2 Occupied area where many cells and areas are used for syncing outputs and inputs to each other. This tip was neglected in many papers to reduce cell and area, causing the circuit to be unusable. In the proposed design, all raised items are considered. The proposed 4-bit adder has two clock cycles latency. Inputs cells of the proposed 4-bit adder placed above the circuit and outputs cells placed below the circuit are shown in Fig. 9.



Fig. 9. Proposed QCA RCA 4-bit Full adder cells design.

RESULTS AND DISCUSSION

Simulation results

Simulation of proposed designs and performance accuracy has been performed in well-known QCADesigner 2.0.3 software with coherence vector simulation engine and setting listed in Table 1 [19]. The introduced one-bit full adder has only 0.75 Clock latency, and the comparison of this full adder with other full adders is demonstrated in Table 2. In terms of latency, the introduced full adder, in spite of the use of a one-dimensional clock, has an acceptable latency compared to other designs. Most paper's power analysis is undertaken via the QCAPro software [20]. While QCAPro uses version 1.4 of QCADesigner software, it supports only one cell layer. This makes its findings not sufficiently accurate for comparison purposes. In this paper,

Table 1. QCADesigner coherence vector engine setting.

Temperature	1.0 K		
Relaxation Time	1.0e-15 s		
Time Step	1.0e-16		
Total Simulation Time	7.0e-11s		
Clock High	9.8e-22 j		
Clock Low	3.8e-23 j		
Clock Shift	0		
Clock Amplitude Factor	2.0		
Radius of Effect	80.0 nm		
Relative Permittivity	12.9		
Layer Separation	11.5 nm		

Table 2. Comparison results of full-adders design whit prior works.

Design	No. of	Area(um ²)	Latency(clock	Crossover	1D Clocking	Total energy	Quantum
source	Cells	Αιεα(μπ)	cycle)	type	Scheme	dissipation	cost
[23]	26	0.02	0.5	Coplanar	NO	2.23e-2 eV	0.01
[24]	41	0.03	1	Coplanar	NO	3.0e-2 eV	0.03
[25]	59	0.043	1	Multilayer	NO	2.16e-2 eV	0.043
[26]	93	0.09	1.25	Multilayer	NO	3.52e-2 eV	0.1125
[11]	28	0.02	0.5	Coplanar	NO	2.31e-2 eV	0.01
[27]	48	0.02	0.5	Coplanar	NO	1.11e-2 eV	0.01
Proposed	80	0.06	0.75	Multilayer	YES	2.06e-2 eV	0.045

max: 1.00e+000 c min: -1.00e+000	
max: 1.00e+000 d min: -1.00e+000	
max: 1.00e+000 a min: -1.00e+000	
max: 1.00e+000 b min: -1.00e+000	
max: 1.00e+000 e min: -1.00e+000	
max: 9.52e-001 o min: -9.52e-001	ענגעלגעע, גנגע דעטי געעע דעטי געטענדטט (געגערטט געגע געגע געעע געגע געגע געגע גע
max: 9.80e-022 CLOCK 0 min: 3.80e-023	
max: 9.80e-022 CLOCK 1 min: 3.80e-023	
max: 9.80e-022 CLOCK 2 min: 3.80e-023	
max: 9.80e-022 CLOCK 3 min: 3.80e-023	

Fig. 10. Proposed five-input Majority Gate simulation results.

the QCAdesigner-E software (Version 2.2), which supports the multi-layer structure, is used for power analysis [21]. The findings can be seen in Table 2. Simulation results of the proposed threeinput majority gate and five-input majority gate are depicted in Fig. 10 and Fig. 11, showing their correct function.



Fig. 11. Proposed three-input Majority Gate simulation results.

The quantum cost is the trade-off between the delay and complexity equivalent to the multiplication of total area and latency [22]. The proposed full adder simulation result is depicted in Fig. 12, and the first correct output appears after the 0.75 clock cycle. Fig. 13 shows the proposed 4-bit adder, and the first correct output appears

max: 1.00e+000 A min: -1.00e+000					
max: 1.00e+000 B min: -1.00e+000					
max: 1.00e+000 Cin min: -1.00e+000					
max: 9.55e-001 Sum min: -9.55e-001					
max: 9.66e-001 Cout min: -9.66e-001					
max: 9.80e-022 CLOCK 0 min: 3.80e-023					
max: 9.80e-022 CLOCK 1 min: 3.80e-023					
max: 9.80e-022 CLOCK 2 min: 3.80e-023					
max: 9.80e-022 CLOCK 3 min: 3.80e-023					
Fig. 12. Full adder simulation result.					



Fig. 13. proposed 4-bit full adder result.

Table 3. Comparison results of 4-bit adder design whit prior works.

Design source	No. of Cells	Area(µm²)	Latency(clock cycle)	Crossover type	1D Clocking Scheme	Quantum cost
[28]	269	0.37	3.5	Coplanar	NO	1.295
[29]	651	1.2	17	Coplanar	NO	20.4
[30]	339	0.254	7	Multilayer	NO	1.778
[31]	125	0.17	5	Coplanar	NO	0.85
[32]	1435	1.21	5	Coplanar	NO	6.05
[33]	237	0.24	6	Multilayer	NO	1.44
[10]	308	0.29	2	Multilayer	NO	0.58
Proposed	555	0.75	2.25	Multilayer	YES	1.5

after two clock cycle latency.

Even though the presented design utilizes a one-dimensional clock, as far as latency, it is comparable to other proposed schemes wherein inputs & outputs can be accessed. In Table 2, the proposed full adder is compared in detail with the other prior proposed designs. Table 3 shows the comparison of the proposed 4-bit adder with prior designs. The number of cells and the occupied area within the circuit proposed in this paper are not optimal or the best compared to other papers. This is a consequence of the usability and easyto-construct nature of the circuit, as well as the utilization of a one-dimensional clock. Quantum cost and latency can compete with the circuits that assume the full adder as a functional block. In certain papers, to reduce the noted instances, a block is utilized while ignoring the fact that the block must be able to be used in the remainder of the circuit. This lack of attention causes serious challenges in large-scale designs and even renders these blocks unusable.

The proposed designs concerning proper and orderly design will not have most of these challenges in the production process and also will be a good product candidate.

CONCLUSION

This paper proposes a five-input majority gate and a three-input majority gate that does not need to change the clock at the input cell and can work in the one-dimensional clock. Then, this paper proposes a one-bit full adder capable of working in the one-dimensional clock that was designed with the proposed majority gates, which has only 0.75 clock cycle latency and suitable inputs and outputs arrangements that give them the multibit extensibility feature. The proposed designs concerning proper and orderly design will not have most of these challenges in the production

Int. J. Nano Dimens., 13 (4): 353-361, Autumn 2022

process and also will be a good product candidate. The Advantage of the proposed design is that it is designed according to the properties of the one-dimensional clock to make the construction process simple.

CONFLICTS OF INTEREST

The authors do not have any conflicts of interest.

REFERENCES

- Majeed A. H., Alkaldy E., Bin Zainal M. S., Bin D., (2019), A new 5-input majority gate without adjacent inputs crosstalk effect in QCA technology. *Indones. J. Electric. Eng. Comput. Sci.* 14: 1159–1164.
- [2] Mo L., Lent C. S., (2005), Power dissipation in clocked quantum-dot cellular automata circuits. *Device Res. Conf. Digest. DRC.* 2005(1993), 123–124.
- [3] Vacca M., Vighetti D., Mascarino M., Amaru L. G., Graziano M., Zamboni M., (2011), Magnetic QCA majority voter feasibility analysis. 2011 7th Conf. on Ph.D. Res. Microelect. Electron. PRIME. Conf. Proc. 229–232.
- [4] Purkayastha T., De D., Das B., Chattapadhyay T., (2016), First principle study of molecular quantum dot cellular automata using mixed valence compounds. 2016 3rd Int. Conf. Dev. Circ. Sys. (ICDCS). 244–248.
- [5] Cho H., Swartzlander E. E., (2009), Adder and multiplier design in quantum-dot cellular automata. *IEEE Transact. Comput.* 58: 721–727.
- [6] Raj M., Gopalakrishnan L., Ko S. B., (2021), Design and analysis of novel QCA full adder-subtractor. *Int. J. Elect. Lett.* 9: 287–300.
- [7] Seyedi S., Navimipour N. J., (2018), An optimized design of full adder based on nanoscale quantum-dot cellular automata. *Optik*, 158: 243–256.
- [8] Vahabi M., Lyakhov P., Bahar A. N., (2021), Design and implementation of novel efficient full adder/subtractor circuits based on quantum-dot cellular automata technology. *Appl. Sci.* 11: 8717-8721.
- [9] Mousavi H. A., Keshavarzian P., Molahosseini A. S., (2020), A novel fast and small XOR-base full-adder in quantumdot cellular automata. *Appl. Nanosc. (Switzerland).* 10: 4037–4048.
- [10] Hashemi S., Tehrani M., Navi K., (2012), An efficient quantum-dot cellular automata full-adder. *Scientif. Res. Essays*. 7: 177–189.
- [11] Abdullah-Al-Shafi M., Bahar A. N., (2018), An architecture of 2-dimensional 4-dot 2-electron QCA full adder and subtractor with energy dissipation study. Active and Passive Electron. Compon. 2018. Article ID 5062960.
- [12] Singh S., (2019), An optimized approach towards reversible adder / subtractor design on QCA. I. J. Modern Educ. Comp. Sci. 10: 47–53.
- [13] Kalpana K., Paulchamy B., Chinnapparaj S., Mahendrakan K., Abdulhayum A., (2021), A novel design of nano scale TIEO based single layer full adder and full subractor in QCA paradigm. Proceedings 5th Int. Conf. on Intelligent Comput. Cont. Sys. ICICCS 2021, Iciccs. 575–582.
- [14] Mandai N. K., Chakrabarty R., (2017), Complementary dualoutput universal gate in quantum dot cellular automata.

2017 8th Annual Indus. Automat. Electromechan. Eng. Conf. (IEMECON). 321–323.

- [15] Rani S., Sasamal T. N., (2018), Design of QCA circuits using new 1D clocking scheme. 2nd Int. Conf. Telecommunic. Networks. TEL-NET. 1–6.
- [16] Goswami M., Mondal A., Mahalat M. H., Sen B., Sikdar B. K., (2020), An efficient clocking scheme for quantum-dot cellular automata. *Int. J. Electron. Lett.* 8: 83–96.
- [17] Bahar A. N., Waheed S., (2016), Design and implementation of an efficient single layer five input majority voter gate in quantum-dot cellular automata. *Springer Plus.* 2016: Article Number: 636.
- [18] Cocorullo G., Corsonello P., Frustaci F., Perri S., (2017), Design of efficient BCD adders in quantum-dot cellular automata. *IEEE Transact. Circuits and Systems II: Express Briefs* 64: 575–579.
- [19] Walus K., Dysart T. J., Jullien G. A., Budiman R. A., (2004), QCADesigner: A rapid design and simulation tool for quantum-dot cellular automata. *Nanotechnol: IEEE Transact. On.* 3: 26–31.
- [20] Srivastava S., Asthana A., Bhanja S., Sarkar S., (2011), QCAPro -An error-power estimation tool for QCA circuit design. 2011 IEEE Int. Symp. Circuits Sys. (ISCAS). 2377– 2380.
- [21] Torres F. S., Wille R., Niemann P., Drechsler R., (2018), An energy-aware model for the logic synthesis of quantumdot cellular automata. *IEEE Transact. Comp.-Aided Design* of Integ. Circuits and Sys. 37: 3031–3041.
- [22] Kumar P., Singh S., (2019), Optimization of the area efficiency and robustness of a QCA-based reversible full adder. J. Comput. Electron. 18: 1478–1489.
- [23] Gudivada A. A., Sudha G. F., (2020), Design of baughwooley multiplier in quantum-dot cellular automata using a novel 1-bit full adder with power dissipation analysis. SN Appl. Sci. 2: 1–13.
- [24] Heikalabad S. R., Asfestani M. N., Hosseinzadeh M., (2018), A full adder structure without cross-wiring in quantumdot cellular automata with energy dissipation analysis. J. Supercomp. 74: 1994–2005.
- [25] Abedi D., Jaberipur G., Sangsefidi M., (2015), Coplanar full adder in quantum-dot cellular automata via clock-zonebased crossover. *IEEE Transact. Nanotechnol.* 14: 497–504.
- [26] Angizi S., Alkaldy E., Bagherzadeh N., Navi K., (2014), Novel robust single layer wire crossing approach for exclusive or sum of products logic design with quantum-dot cellular automata. J. Low Power Elect. 10: 259–271.
- [27] Faraji H., Mosleh M., (2018), A fast wallace-based parallel multiplier in quantum-dot cellular automata. *Int. J. Nano Dimens.* 9: 68-78.
- [28] Balali M., Rezai A., Balali H., Rabiei F., Emadi S., (2017a), Towards coplanar quantum-dot cellular automata adders based on efficient three-input XOR gate. *Results in Physics*. 7: 1389–1395.
- [29] Bhoi B. K., Misra N. K., Pradhan M., (2018), A novel vedic divider based crypto-hardware for nanocomputing paradigm: An extended perspective. *Int. J. Nano Dimens.* 9: 336–345.
- [30] Pudi V., Sridharan K., (2012), Low complexity design of ripple carry and brent–kung adders in QCA. *IEEE Transact. Nanotechnol.* 11: 105–119.
- [31] Roshany H. R., Rezai A., (2019), Novel efficient circuit design for multilayer QCA RCA. Int. J. Theoret. Phys. 58:

1745–1757.

[32] Kumawat R., Sasamal T. N., (2016), Design of 1-bit and 4-bit adder using reversible logic in quantum-dot cellular automata. 2016 IEEE Int. Conf. Recent Trends in Electron. Inf. Communic. Technol. (RTEICT). 593–597.

[33] Mohammadi M., Mohammadi M., Gorgin S., (2016), An efficient design of full adder in quantum-dot cellular automata (QCA) technology. *Microelect. J.* 50: 35–43.